## Low-Voltage Sub-Ohm SPST/SPDT MICRO FOOT ${ }^{\circledR}$ Analog Switch

## DESCRIPTION

The DG3001/DG3002/DG3003 are monolithic CMOS analog switches designed for high performance switching of analog signals. The DG3001 and DG3002 are configured as SPST switches, and the DG3003 is an SPDT switch. Combining low power, high speed ( $\mathrm{t}_{\mathrm{ON}}: 47 \mathrm{~ns}, \mathrm{t}_{\mathrm{OFF}}: 40 \mathrm{~ns}$ ), low on-resistance (rDS(on): $0.4 \Omega$ ) and small physical size (MICRO FOOT, 6-bump), the DG3001/DG3002/DG3003 are ideal for portable and battery powered applications requiring high performance and efficient use of board space.
The DG3001/DG3002/DG3003 are built on Vishay Siliconix's low voltage JI2 process. An epitaxial layer prevents latchup.
Each switch conducts equally well in both directions when on, and blocks up to the power supply level when off.
As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with the lead ( Pb )-free device terminations. For MICRO FOOT analog switching products manufactured with tin/ silver/copper ( $\mathrm{Sn} / \mathrm{Ag} / \mathrm{Cu}$ ) device terminations, the lead $(\mathrm{Pb})$-free "-E1" suffix is being used as a designator.

## FEATURES

- MICRO FOOT Chip Scale Package ( $1.0 \times 1.5 \mathrm{~mm}$ )
- Low Voltage Operation (1.8 V to 5.5 V )
- Low On-Resistance - $r_{\text {DS(on): }} 0.4 \Omega$
- Fast Switching - $\mathrm{t}_{\mathrm{ON}}: 47 \mathrm{~ns}, \mathrm{t}_{\mathrm{OFF}}: 40 \mathrm{~ns}$
- Low Power Consumption
- TTL/CMOS Compatible


## BENEFITS

- Reduced Power Consumption
- Simple Logic Interface
- High Accuracy
- Reduce Board Space


## APPLICATIONS

- Cellular Phones
- Communication Systems
- Portable Test Equipment
- Battery Operated Systems
- PCM Cards
- PDA


RoHS* COMPLIANT

## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



| TRUTH TABLE |  |  |
| :---: | :---: | :---: |
| Logic | NC | NO |
| 0 | ON | OFF |
| 1 | OFF | ON |

[^0]| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Temp Range | Package | Part Number |
| - 40 to $85^{\circ} \mathrm{C}$ | MICRO FOOT: 6/-Bump $3 \times 2,0.5-\mathrm{mm}$ pitch, $165 \mu \mathrm{~m}$ nom. bump height (Eutectic, SnPb ) | DG3001DB-T1 |
|  |  | DG3002DB-T1 |
|  |  | DG3003DB-T1 |
|  | MICRO FOOT: 6 -Bump $3 \times 2,0.5-\mathrm{mm}$ pitch, $238 \mu \mathrm{~m}$ nom. bump height (Lead ( Pb )-free, $\mathrm{Sn} / \mathrm{Ag} / \mathrm{Cu}$ ) | DG3001DB-T1-E1 |
|  |  | DG3002DB-T1-E1 |
|  |  | DG3003DB-T1-E1 |


| ABSOLUTE MAXIMUM RATINGS $\mathrm{T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$, unless otherwise noted |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameter |  | Limit | Unit |
| Reference V+ to GND |  | -0.3 to +6 | V |
| IN, COM, $\mathrm{NC}, \mathrm{NO}^{\text {a }}$ |  | - 0.3 to (V+ + 0.3 V) |  |
| Continuous Current (NO, NC, COM) |  | $\pm 250$ | mA |
| Peak Current (Pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle) |  | $\pm 400$ |  |
| Storage Temperature | (D Suffix) | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Package Reflow Conditions ${ }^{\text {b }}$ | VPR (Eutectic) | 215 |  |
| IR/Convection | (Eutectic) | 220 |  |
|  | (Lead (Pb)-free) | 250 |  |
| Power Dissipation (Packages) ${ }^{\text {c }}$ | 6-Bump, $2 \times 3$ MICRO FOOT ${ }^{\text {d }}$ | 250 | mW |

Notes:
a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
b. Refer to IPC/JEDEC (J-STD-020A)
c. All bumps soldered to PC Board.
d. Derate $3.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$.

## SPECIFICATIONS (V+ = 3.0 V)

| Parameter | Symbol | Test Conditions Otherwise Unless Specified$\mathrm{V}+=3 \mathrm{~V}, \pm 10 \%, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V} \text { or } 2.0 \mathrm{~V}^{\mathrm{e}}$ | Temp ${ }^{\text {a }}$ | $\begin{aligned} & \text { Limits } \\ & -40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min ${ }^{\text {b }}$ | Typ ${ }^{\text {c }}$ | Max ${ }^{\text {b }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}}, \\ \mathrm{~V}_{\mathrm{COM}} \end{gathered}$ |  | Full | 0 |  | V+ | V |
| On-Resistance ${ }^{\text {d }}$ | ${ }^{\text {ron }}$ | $\begin{gathered} \hline \mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1.5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=10 \mathrm{~mA} \end{gathered}$ | Room Full |  | 0.4 | $\begin{aligned} & 0.7 \\ & 0.8 \end{aligned}$ | $\Omega$ |
| $\mathrm{r}_{\text {ON }}$ Flatness ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{r}_{\mathrm{ON}} \\ \text { Flatness } \end{gathered}$ | $\begin{gathered} \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \text { to } \mathrm{V}+ \\ \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=10 \mathrm{~mA} \end{gathered}$ | Room |  | 0.1 | 0.2 |  |
| ron Match ${ }^{\text {d }}$ | ${ }^{\text {r }}$ ON |  | Room |  | 0.01 | 0.05 |  |
| Switch Off Leakage Current ${ }^{\dagger}$ | $\mathrm{I}_{\mathrm{NO} \text { (off) }}$ $\mathrm{I}_{\mathrm{NC} \text { (off) }}$ | $\begin{gathered} \mathrm{V}+=3.3 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}}=0.3 \mathrm{~V} / 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V} / 0.3 \mathrm{~V} \end{gathered}$ | Room | $\begin{gathered} \hline-1 \\ -10 \end{gathered}$ |  | $\begin{gathered} \hline 1 \\ 10 \end{gathered}$ | nA |
|  | $\mathrm{I}_{\text {COM(off) }}$ |  | $\begin{gathered} \hline \text { Room } \\ \text { Full } \end{gathered}$ | $\begin{gathered} \hline-1 \\ -10 \end{gathered}$ |  | $\begin{gathered} \hline 1 \\ 10 \end{gathered}$ |  |
| Channel-On Leakage Current ${ }^{\dagger}$ | ${ }^{\text {COM (on) }}$ | $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0.3 \mathrm{~V} / 3 \mathrm{~V}$ | $\begin{gathered} \hline \text { Room } \\ \text { Full } \end{gathered}$ | $\begin{gathered} \hline-1 \\ -10 \end{gathered}$ |  | $\begin{gathered} \hline 1 \\ 10 \end{gathered}$ |  |


| Digital Control |  |  |
| :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {INH }}$ |  |
| Input Low Voltage | $\mathrm{V}_{\text {INL }}$ |  |
| Input Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\text {in }}$ |  |
| Input Current ${ }^{\text {d }}$ | $\mathrm{I}_{\mathrm{INL}}$ or $\mathrm{I}_{\mathrm{NH}}$ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}+$ |


|  | Full | 2 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Full |  |  | 0.4 |  |
|  | Full |  | 5 |  | pF |
|  | Full | -1 |  | 1 | $\mu \mathrm{~A}$ |


| Dynamic Characteristics |  |  |
| :---: | :---: | :---: |
| Turn-On Time ${ }^{\text {d }}$ | $\mathrm{t}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=2.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> Figure 1 and 2 |
| Turn-Off Time ${ }^{\text {d }}$ | $\mathrm{t}_{\text {OFF }}$ |  |
| Break-Before-Make Time ${ }^{\text {d }}$ | $\mathrm{t}_{\mathrm{d}}$ |  |
| Charge Injection ${ }^{\text {d }}$ | $\mathrm{Q}_{\text {INJ }}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{GEN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{GEN}}=0 \Omega$, Figure 3 |
| Off-Isolation ${ }^{\text {d }}$ | OIRR | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=100 \mathrm{kHz}$ |
| Crosstalk ${ }^{\text {d }}$ | $\mathrm{X}_{\text {TALK }}$ |  |
| $\mathrm{N}_{\mathrm{O}}, \mathrm{N}_{\mathrm{C}}$ Off Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\mathrm{NO} \text { (off) }}$ $\mathrm{C}_{\mathrm{NC} \text { (off) }}$ | $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{+}, \mathrm{f}=1 \mathrm{MHz}$ |
| Channel-On Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\text {ON }}$ |  |


| Room <br> Full |  | 47 | 71 |  |
| :---: | :---: | :---: | :---: | :---: |
| Room <br> Full |  | 40 | 59 | ns |
| Room | 1 | 6 |  |  |
| Room |  | 64 |  | pC |
| Room |  | -70 |  | dB |
| Room |  | -70 |  |  |
| Room |  | 100 |  | pF |
| Room |  | 340 |  |  |

## Notes:

a. Room $=25^{\circ} \mathrm{C}$, Full $=$ as determined by the operating suffix.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Typical values are for design aid only, not guaranteed nor subject to production testing.
d. Guarantee by design, nor subjected to production test.
e. $\mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Vishay Siliconix
TYPICAL CHARACTERISTICS $25^{\circ} \mathrm{C}$, unless otherwise noted




Supply Current vs. Temperature


Leakage Current vs. Temperature

TYPICAL CHARACTERISTICS $25^{\circ} \mathrm{C}$, unless otherwise noted


## TEST CIRCUITS


$\mathrm{C}_{\mathrm{L}}$ (includes fixture and stray capacitance)

$$
v_{\text {OUT }}=v_{\text {COM }}\left(\frac{R_{L}}{R_{L}+R_{\text {ON }}}\right)
$$



Logic "1" = Switch On
Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time


Figure 2. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection


Figure 4. Off-Isolation


Figure 5. Channel Off/On Capacitance

## PACKAGE OUTLINE

## MICRO FOOT: 6-BUMP (3 x 2, 0.5 mm PITCH, $165 \mu \mathrm{~m}$ BUMP HEIGHT)



Recommended Land Pattern
$6 \times \varnothing 0.150 \sim 0.229$
Note b
Solder Mask Ø ~ Pad Dia. + 0.1


Top Side (Die Back)

$\left\lvert\, \begin{array}{lll}\mathrm{S}+\mathrm{e} \rightarrow 1 \\ \mathrm{D}\end{array}\right.$

Notes (Unless Otherwise Specified):
a. Bump is Eutectic $63 / 57 \mathrm{Sn} / \mathrm{Pb}$ or Lead (Pb)-free $\mathrm{Sn} / \mathrm{Ag} / \mathrm{Cu}$.
b. Non-solder mask defined copper landing pad.
c. Laser Mark on silicon die back; no coating. Shown is not actual marking; sample only.

| EUTECTIC (Sn/Pb) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dim | Millimeters ${ }^{\mathbf{a}}$ |  | Inches |  |
|  | Min | Max | Min | Max |
| A | 0.610 | 0.685 | 0.0240 | 0.0270 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.140 | 0.190 | 0.0055 | 0.0075 |
| $\mathbf{A}_{\mathbf{2}}$ | 0.470 | 0.495 | 0.0185 | 0.0195 |
| $\mathbf{b}$ | 0.180 | 0.250 | 0.0071 | 0.0098 |
| $\mathbf{D}$ | 1.490 | 1.515 | 0.0587 | 0.0596 |
| E | 0.990 | 1.015 | 0.0390 | 0.0400 |
| $\mathbf{e}$ | 0.5 BASIC |  | 0.0197 BASIC |  |
| $\mathbf{S}$ | 0.245 | 0.258 | 0.0096 | 0.0101 |

Notes:
a. Use millimeters as the primary measurement.

| LEAD (Pb)-FREE (Sn/Ag/Cu) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dim | Millimeters $^{\mathbf{a}}$ |  | Inches |  |
|  | Min | Max | Min | Max |
| A | 0.688 | 0.753 | 0.0271 | 0.0296 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.218 | 0.258 | 0.0086 | 0.0102 |
| $\mathbf{A}_{\mathbf{2}}$ | 0.470 | 0.495 | 0.0185 | 0.0195 |
| $\mathbf{b}$ | 0.306 | 0.346 | 0.0120 | 0.0136 |
| $\mathbf{D}$ | 1.490 | 1.515 | 0.0587 | 0.0596 |
| E | 0.990 | 1.015 | 0.0390 | 0.0400 |
| $\mathbf{e}$ | 0.5 BASIC |  | 0.0197 BASIC |  |
| S | 0.245 | 0.258 | 0.0096 | 0.0102 |

Notes:
a. Use millimeters as the primary measurement.

[^1]
## Disclaimer

All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.


[^0]:    * Pb containing terminations are not RoHS compliant, exemptions may apply

[^1]:    Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?72505.

